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(57) ABSTRACT 
Disclosed are one-port and two-port microelectromechanical 
structures including variable capacitors, switches, and filter 
devices. High aspect-ratio micromachining is used to imple-
ment low-voltage, large value tunable and fixed capacitors, 
and the like. Tunable capacitors can move in the plane of the 
substrate by the application of DC voltages and achieve 
greater than 240 percent of tuning. Exemplary microelectro-
mechanical apparatus comprises a single crystalline silicon 
substrate, and a conductive structure laterally separated from 
the single crystalline silicon substrate by first and second high 
aspect ratio gaps of different size, wherein at least one of the 
high aspect ratio gaps has an aspect ratio of at least 30: 1, and 
is vertically anchored to the single crystalline silicon sub-
strate by way of silicon nitride. 
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Fig. 1 e 
Fig. 1 f 
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2 
This fabrication process is well-suited for fabricating high-
value capacitors. However, the conventional HARPSS pro-
cess does not offer different-size self-aligned narrow gaps 
between polysilicon and single crystal silicon structures, 
1 
MICROELECTROMECHANICAL SYSTEMS 
STRUCTURES AND SELF-ALIGNED HIGH 
ASPECT-RATIO COMBINED POLY AND 
SINGLE-CRYSTAL SILICON FABRICATION 
PROCESSES FOR PRODUCING SAME 
CROSS REFERENCE TO RELATED 
APPLICATION 
5 which is a required feature for high-performance tunable 
capacitors. For this reason, we have developed a modified 
version of HARPSS, called the self-aligned HARPSS to 
implement one-port and two-port tunable capacitors. Using 
this novel fabrication technique, tunable capacitors of differ-
This application claims priority to co-pending U.S. provi-
sional application entitled "Self-Aligned High Aspect-Ratio 
Poly- and Single-Crystal Silicon Variable Micromechanical 
Capacitor and Method of Fabrication" having Ser. No. 
61/020,532, filed Jan. 11, 2008. 
10 ent values are implemented in the bulk ofa 70 µm thick silicon 
on insulator (SO I) substrate and are tuned by 240 percent with 
a tuning voltage as low as 3.5 V. 
Thus, there is a need for improved variable capacitor appa-
ratus for use in energy harvesting circuits, RF integrated 
STATEMENT REGARDING FEDERALLY 
SPONSORED RESEARCH OR DEVELOPMENT 
15 circuits, and high-sensitivity micromechanical inertial sen-
sors. There is also a need for improved one-port and two-port 
tunable capacitors for use in RF integrated circuits. There is 
also a need for a micro-fabrication method to produce low-
voltage tunable capacitors. This invention was made with govermnent support under 
agreement W15P7T-06-C-P635, awarded by the United 20 
States Army. The Govermnent has certain rights in the inven- BRIEF DESCRIPTION OF THE DRAWINGS 
ti on. 
BACKGROUND 
The present invention relates to microelectromechanical 
systems (MEMS) fixed and tunable capacitors, filter devices, 
variable capacitors for energy harvesting, inertial sensors 
including accelerometers and gyroscopes, and related fabri-
cation processes. 
The various features and advantages of the present inven-
tion may be more readily understood with reference to the 
25 following detailed description taken in conjunction with the 
accompanying drawings, wherein like reference numerals 
designate like structural elements, and in which: 
30 
Large-value tunable and/or variable capacitors with small 
footprints are needed in a variety of applications, including 
low-frequency tunable filters and electrostatic energy har-
vesting devices. For example; energy harvesting variable 
capacitors require large capacitance variation on the order of 35 
100 pF and greater. Although several designs of small-value 
micromechanical tunable capacitors have been reported in 
the literature, low actuation voltage tunable capacitors with 
large values in small form-factor are yet to be shown. See for 
example, C. Tsai, et al., "An isolated tunable capacitor with 40 
linear capacitance-voltage behavior," Transducers 2003, 
Boston, Mass., June 2003, pp. 833-836, and D. McCormick, 
et al., "Ultra-wide tuning range silicon MEMS capacitors on 
glass with tera-ohm isolation and low parasitics," Transduc-
ers 2005, Seoul, Korea, June 2005, pp. 1075-1079. 45 
To achieve the highest density capacitors, three-dimen-
sional interdigitated plates with narrow and high aspect-ratio 
vertical gaps are needed. The present inventors have previ-
ously developed a high aspect-ratio polysilicon and single 
crystal silicon (HARPSS) fabrication technique for the real- 50 
ization of high quality factor (Q) low-voltage one-port 
capacitors on silicon substrate. This is discussed by F. Ayazi 
and K. Najafi, in "High aspect-ratio combined poly and 
single-crystal silicon (HARPSS) MEMS technology," IEEE 
Journal ofMicroelectromechanical Systems, Vol. 9, pp. 288- 55 
294, September 2000, and P. Monajemi and F. Ayazi, "A 
high-Q low-voltage HARPSS tunable capacitor," IEEE IMS 
'05, Long Beach, Calif., June 2005, pp. 749-752. 
Using this fabrication technique, vertical gaps are defined 
between polysilicon structures and silicon substrate by 60 
depositing thermal oxide (sacrificial oxide) and thus can be 
scaled to values less than 50 nm and aspect-ratio of more than 
200. This is discussed by S. Pourkamali, et al., in "High-Q 
single crystal silicon HARPSS capacitive beam resonators 
with self-aligned sub-100-nm transduction gaps," IEEE Jour- 65 
nal of Microelectromechanical Systems, Vol. 12, No. 4, pp. 
487-496, August 2003. 
FIGS. la-lg illustrates an exemplary surface microma-
chining fabrication method for producing tunable capacitors; 
FIG. 2 is a schematic of an exemplary two-port tunable 
capacitor; 
FIG. 3 is a SEM view of a 15 pF two-port tunable HARPSS 
capacitor fabricated on a 70 µm thick SOI substrate; 
FIG. 4a shows a SEM view of a polysilicon clamp of the 
capacitor shown in FIG. 2; 
FIG. 4b shows a SEM close-up view of the 800 nm gap 
between parallel-plates of the capacitor shown in FIG. 2; 
FIG. 5 is a SEM view of a broken capacitor, showing the 60 
µm thick device on SOI substrate; 
FIG. 6 shows a C-V tuning curve of a 15 pF two-port 
HARPSS capacitor, showing a maximum tuning of 240 per-
cent; 
FIG. 7 shows simulation results of the 15 pF tunable 
capacitor; 
FIG. 8 is a C-V tuning curve of a 32 pF two-port HARPSS 
capacitor, showing a maximum tuning of 218 percent; 
FIG. 9a shows a tuning curve of the actuation port of a 60 
µm thick tunable capacitor; 
FIG. 9b shows a tuning curve of the parallel-plate sense 
port of a 60 µm thick tunable capacitor; 
FIG. 10 is a SEM view of a one-port HARPSS tunable 
capacitor with lithographically defined parallel-plate actua-
tor; 
FIG. 11 is a close-up SEM view of the one-port HARPSS 
tunable capacitor with lithographically defined parallel-plate 
actuator; and 
FIG.12 is a C-V tuning curve of a 42 pF one-port HARPSS 
capacitor with lithographically-defined parallel-plate actua-
tor, and wherein tuning voltages are high as a result oflarger 
actuation gaps. 
DETAILED DESCRIPTION 
Referring to the drawing figures, disclosed is a modified 
version of the high aspect-ratio polysilicon and single crystal 
silicon (HARPSS) fabrication technique 30, referred to as a 
self-aligned HARPSS fabrication process 30 or technique 30 
US 7,977,136 B2 
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for producing microelectromechanical apparatus 10, such as 
one-port and two-port fixed and tunable capacitors 10, filter 
devices and similar structures. For example, using this self-
aligned HARPSS fabrication technique 30, reduced-to-prac-
tice tunable capacitors 10 of different values have been imp le- 5 
mented in a 60-80 µm thick bulk silicon-on-insulator (SOI) 
substrate 11, or single crystalline silicon substrate 11, which 
may be tuned by 240 percent with a tuning voltage as low as 
3.5 v. 
4 
while maintaining a mechanical connection. This has also 
been achieved using the fabrication process 30 without addi-
tional complexity. Such a connection is provided by the poly-
silicon clamp 27 that is electrically isolated from the parallel 
plates 24 and the actuator 23 using sacrificial oxide 17 in the 
bulk silicon device layer 11 and nitride 14 on the surface. 
If one-port capacitors 10 are desired, the clamp 27 is not 
needed and the solid silicon shuttle 25 connects the actuator 
23 to the parallel-s 24. FIG. 3 shows a SEM view of a two-port 
Fabrication 
FIGS. la-lf show an exemplary fabrication process flow of 
the self-aligned HARPSS fabrication process 30, requiring 
only three lithography masks. In this process 30, a sub-mi-
cron high aspect-ratio vertical capacitive air gap 22 (FIG. lg) 
is defined by thermally growing a thin layer of sacrificial 
silicon dioxide 17 (FIGS. le-1.f). Wider vertical gaps 21 (FIG. 
lg) of different sizes are defined using silicon nitride 14 in a 
self-aligned manner. Silicon nitride 14 is used because it acts 
10 tunable capacitor 10. FIG. 4 shows close-up views of the 
polysilicon clamp 27 and the sub-micron capacitive gap 22. 
The capacitor 10 is realized on a 70 µm thick SOI substrate 
with a low resistivity of <0.001 ohm-cm. FIG. 5 is a SEM 
view of a broken capacitor 10 showing the 60 µm thick device 
15 10 on an SOI substrate. To minimize the sensitivity to external 
acceleration, the two-port capacitor 10 is made symmetric 
about both x and y axes, as shown in FIG. 3. 
In general terms, the modified HARPSS process 30 may be 
used to fabricate improved microelectromechanical appara-as a mask during the thermal growth of silicon dioxide 17 and 
is etched back from the surface at a final step to define 
trenches 22 (FIG. l.f) in the silicon-on-insulator (SOI) sub-
strate 11, or single crystalline silicon substrate 11. 
More specifically, and referring to FIG. la, an exemplary 
process 30 starts with a SOI substrate comprising a silicon 
handle layer 13, a silicon device layer 11, and a buried oxide 
layer 12 disposed between the handle layer 13 and the device 
layer 11. A 3000 A LPCVD layer of silicon nitride 14 is 
deposited and patterned 31 on the device layer 11 of the SOI 
substrate. Next, as is shown in FIG. lb, trenches 16 are etched 
32 into the device layer 11 of the SOI substrate using photo-
resist 15 as a mask. 
20 tus 10 including fixed and tunable capacitors 10 and filter 
devices, and the like. The microelectromechanical apparatus 
10 comprise a single crystalline silicon substrate 11 and a 
conductive structure 18 laterally separated from the single 
crystalline silicon substrate 11 by first and second high aspect 
25 ratio gaps 21, 22, wherein at least one of the high aspect ratio 
gaps 22 has an aspect ratio of at least 30: 1 and vertically 
anchored to the single crystalline silicon substrate 10 by way 
of silicon nitride 18. The conductive structure 18 may be 
selected from a group of materials including polycrystalline 
30 silicon, germanium, polycrystalline silicon germanium, tung-
sten, sputtered metal and electroplated metal. 
As is shown in FIG. le, a thin layer of sacrificial silicon 
dioxide 17 ( <l µm) is thermally grown 33 at about 950° C. 
The oxide growth temperature is reduced to minimize stress. 
The trenches 16 are then filled 34 with a non-silicon structure 35 
18, such as LPCVD polysilicon 18, boron-doped and 
annealed. Annealing parameters of polysilicon heavily influ-
ence the residual stress of the thin film layer of sacrificial 
silicon dioxide 17, which affects the performance of movable 
structures, as will be discussed below. The polysilicon 18 is 40 
subsequently patterned 35 using photoresist 15a as a mask 
(FIG. le) resulting in the structure shown in FIG. ld. 
As is shown in FIG. le, a layer of silicon dioxide 17a is 
grown 36 to protect the polysilicon 18 in a final silicon etch-
ing step. As is shown in FIG. lf, the layer of silicon nitride 14 45 
is then removed by reactive ion etching 37 and the self-
aligned isolating trenches 21 are etched 38 into the device 
layer 11. Finally, as is shown in FIG. lg, the polysilicon 18 
(polysilicon devices 18 or structures 18) are released 39 in 
hydrofluoric acid. Using this fabrication process 30, proto- 50 
type one-port and two-port tunable capacitors 10 have been 
designed and fabricated. 
Design 
A schematic diagram of an exemplary two-port tunable 
capacitor 10 is shown in FIG. 2. The exemplary two-port 55 
tunable capacitor 10 comprises a comb-drive actuator 23, a 
parallel-plate capacitor 24, a silicon shuttle 25, a spring 26, 
and a polysilicon clamp 27. 
To maximize electrostatic tuning, the actuator 23 is 
designed with a comb-drive configuration and the capacitor 60 
10 is a parallel-plate type capacitor 10. The sub-micron gap 
22 produced using the self-aligned HARPSS process 30 
makes the realization oflarge-value capacitors 10 as well as 
low tuning voltage actuators 23 possible. 
The main challenge in designing the two-port tunable 65 
capacitor 10 is to electrically isolate the movable parallel 
plates 24 of the tunable capacitor 10 from the actuator 23 
Results 
DC tuning voltages are applied to the actuator 23 and the 
capacitance values may be measured at 2 MHz using an 
Agilent E4980A precision LCR meter. FIG. 6 shows the 
measured C-V tuning curve of a 15 pF two-port tunable 
capacitor 10. As shown, this capacitor 10 is continuously 
tuned to 51 pF with the application of3 .5 V. The capacitor 10 
was simulated usingAnsoft HFSS full-wave EM solver. FIG. 
7 shows the result of the simulation. The resistivity of the 
polysilicon 18 is assumed to be the same as the silicon sub-
strate, which is 0.001 ohm-cm. The resistivity of polysilicon 
18 in the fabricated device is 0.04 ohm-cm, resulting in a 
lower measured quality factor than that predicted by the simu-
lations. The simulated capacitance value, on the other hand, is 
in good agreement with the measured result. 
The implementation oflarger value capacitors 10 becomes 
more challenging as the movable shuttle 25 gets longer, hence 
increasing the possibility of stiction to the handle layer 11. 
This can be taken care of by using a thicker buried oxide layer 
12. The residual stress in the polysilicon 18 is also more 
pronounced in larger devices, leading to bending of structures 
that hampers device performance. Therefore, controlling the 
deposition and annealing parameters (pressure, gas flow rate, 
temperature, and time) of the polysilicon 18 is crucial to the 
successful fabrication oflarge-value capacitors 10. By char-
acterizing the process parameters, 32 pF and 106 pF tunable 
capacitors 10 were successfully fabricated. The tuning curve 
of the 32 pF two-port tunable capacitor 10 is shown in FIG. 8. 
A maximum capacitance change of 218 percent is observed 
for this capacitor with a tuning voltage of 6 V. 
FIGS. 9a and 9b show tuning curves of an actuation port 
and a parallel plate port of a 60 µm thick 106 pF one-port 
tunable capacitor 10, respectively. As expected, the comb-
drive capacitance changes linearly with the applied DC volt-
age. The large parallel-plate capacitor 10 with an air gap 22 
aspect-ratio of 60 varies over 23.5 pF with the application of 
US 7,977,136 B2 
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only 0.9 V. This capacitor 10 occupies 8 mm by 1 mm of die 
area and can be further reduced in size by increasing the 
aspect-ratio of the capacitive gap 22, which is feasible using 
the disclosed self-aligned HARPSS process 30. 
Ideally, the design provides infinite tuning as the parallel-
plate gap 22 can be reduced to very small values with an 
actuation travel range of <l µm. An issue that impedes an 
ideal tuning is that fingers of the comb-drive actuator 23 are 
not straight due to the non-ideal trench profile and residual 
stress in the polysilicon 18, which leads to the lateral snap- 10 
ping of the fingers of the comb-drive actuator 23. 
To appreciate the low tuning voltage of the HARPSS actua-
tor 23, a one-port capacitor 10 was designed with a litho-
graphically-defined parallel-plate actuator 23 (FIG. 10). A 
close-up SEM view of this capacitor 10 shown in FIG. 11 15 
compares a sub-micron HARPSS gap 22 with lithographi-
cally defined capacitive gaps 21 at the actuator 23. 
FIG. 12 shows the tuning result obtained for the large-value 
capacitor 10 shown in FIG. 10. Compared to tuning voltages 
obtained for parallel-plate HARPSS capacitors 10 (shown in 20 
FIG. 9), the actuation voltage has increased to more than 25 V 
as a result of a larger gap 22 and lesser actuator capacitance 
density. 
Thus, an improved self-aligned HARPSS fabrication pro-
cess 30 has been described for producing improved micro- 25 
electromechanical apparatus 10 such as low-voltage capaci-
tors 10 and filters. This process 30 offers the possibility of 
having a sub-micron capacitive HARPSS gap 22 together 
with several self-aligned gaps 21, which are not achievable 
using a conventional HARPSS process. Using this disclosed 30 
fabrication process 30, exemplary large-value low-voltage 
two-port tunable capacitors have been produced. With a 
capacitive HARPSS gap 22 of 800 nm and an aspect-ratio of 
87, a maximum tuning of 240 percent was observed for a 15 
pF two-port tunable capacitor 10 fabricated on a 70 µm thick 35 
SOI substrate 11. Using the disclosed fabrication process 30, 
the aspect-ratio of such capacitors 10 can easily be extended 
to more than 200, yielding much larger-value capacitors 10 in 
the same die area. 
6 
etching the silicon nitride layer to form self-aligned 
trenches in the substrate; 
etching the silicon substrate; and 
removing the silicon dioxide to release the conductive 
material from the substrate and form a first and second 
different size gaps between the conductive material and 
the substrate. 
2. A process for fabricating a variable capacitor apparatus, 
comprising: 
providing a substrate; 
depositing and patterning a silicon nitride layer on the 
substrate that defines a first etch mask; 
etching trenches into the substrate using a second etch 
mask to define a first set of fingers of an actuator and a 
parallel-plate capacitor; 
forming a conformal silicon dioxide layer on the trenched 
substrate; 
depositing a conductive material in the trenches; 
doping and patterning the deposited conductive material; 
forming a silicon dioxide layer to cover the conductive 
material and provide a third etch mask; 
etching the silicon nitride layer to form self-aligned 
trenches in the substrate; 
etching the silicon substrate to form a second set of fingers 
of the actuator and the parallel-plate capacitor; and 
removing the silicon dioxide to release the conductive 
material from the substrate and form a first and second 
different size gaps between the conductive material and 
the substrate and fabricate the capacitor apparatus. 
3. Microelectromechanical apparatus fabricated by the 
process according to claim 1 or 2, comprising: 
a single crystalline silicon substrate; and 
a conductive structure laterally separated from the single 
crystalline silicon substrate by first and second high 
aspect ratio gaps of different size, wherein at least one of 
the high aspect ratio gaps has an aspect ratio of at least 
30:1. 
4. The apparatus recited in claim 3 wherein the conductive 
structure is selected from a group including polycrystalline 
silicon, germanium, polycrystalline silicon germanium, tung-
sten, sputtered metal and electroplated metal. 
5. The apparatus recited in claim 3 wherein the conductive 
structure is separated from the single crystalline silicon sub-
strate by first and second high aspect ratio air gaps of different 
size, and the conductive structure is movable so as to provide 
It is to be understood that the above-described embodi- 40 
ments are merely illustrative of some of the many specific 
embodiments that represent applications of the principles 
discussed above. Clearly, numerous and other arrangements 
can be readily devised by those skilled in the art without 
departing from the scope of the invention. 45 a variable capacitor apparatus. 
What is claimed is: 
1. A process for fabricating a movable micromechanical 
apparatus, comprising: 
providing a substrate; 
depositing and patterning a silicon nitride layer on the 
substrate that defines a first etch mask; 
6. The apparatus recited in claim 3 wherein the conductive 
structure is separated from the single crystalline silicon sub-
strate by a first gap comprising a non-air dielectric-filled high 
aspect ratio gap, and a second gap comprising a high aspect 
50 ratio substantially air-filled gap, and the conductive structure 
is fixed. 
7. The apparatus recited in claim 3 wherein the high aspect 
ratio gap having the aspect ratio of at least 30: 1 has a width 
between 10 nm and 2 µm. 
etching trenches into the substrate using a second etch 
mask to define a conductive structure; 
forming a conformal silicon dioxide layer on the trenched 
55 8. The apparatus recited in claim 3 wherein the substrate 
comprises a silicon on insulator substrate. 
substrate; 
depositing a conductive material in the trenches; 
doping and patterning the deposited conductive material; 
forming a silicon dioxide layer to cover the conductive 
material and provide a third etch mask; 
9. The apparatus recited in claim 3 wherein the conductive 
structure is anchored to the single crystalline silicon substrate 
via a silicon nitride layer. 
* * * * * 
